	_							RI	EVIS	IONS							_			
LTR				DESCRIPTION DATE (YR-MO-DA)					APPR	OVED										
A	Tab Cha	le I nge	, ch figu	ange re 3	I _{CCI}	,. C	hange	e tal	ole 1	[foo	tnot	es.	88	-11-	17		Mi	ke A	. Fr	ye
В				to 4					a(1)	•			90-07-13			Do	Don Cool			
С	Ina I _{CC}	ctiv	ctivate device 02. Table I, correct I _{CCQ} , 1. Add devices 03 and 04. Editorial changes oughout.						ges	92	-06-	22		Ti	m No	h				
		•	гне (ORIGI	NAL	FIRS	T PA	GE OI	F TH:	IS DR	NIWA	IG HA	S BE	EN R	EPLA(CED				
REV																				
SHEET																				
REV	С	С	С	С																
SHEET	15	16	17	18																
REV STAT				RE	V		С	С	С	С	С	С	С	С	С	С	С	С	С	С
PMIC N		ZED		PREP	EET ARED A. P		1	2	3	D)	5 EFEN:		7 LECTE DAYTO		_		11 CEN 44	12 TER	13	14
	ITAF AWIN			Davi		Johnso	n			MIC	CROC	!IRC	JIT,	DIO	GITA	AL C	MOS,	HI	GH	
FOR U	DRAWIN AILABL SE BY ARTMEN	E ALL		Mich		. Frye				PEF	RFOR		CE P	ARI'	ry e		TRAN			ß,
AND AGEN DEPARTMEN						04-20	L DATI	E		sız A			E CO:			59	62-	885	573	
AMSC N/A						- 	С				IEET	<u> </u>	1		OF			18		

1. SCOPE

1.1 Scope. This drawing describes device requirements for class B microcircuits in accordance with 1.2.1 of MIL-STD-883, "Provisions for the use of MIL-STD-883 in conjunction with compliant non-JAN devices".

1.2 Part or Identifying Number (PIN). The complete PIN shall be as shown in the following example:



1.2.1 <u>Device types</u>. The device types shall identify the circuit function as follows:

Case outline

Device type	Generic number	<u>Circuit function</u>
01	29C853	High performance CMOS parity bus transceiver
02 <u>1</u> /	29C855	High performance CMOS parity bus transceiver
03	29C853A	High performance CMOS parity bus transceiver with latch option
04	29C833A	High performance CMOS parity bus transceiver

1.2.2 <u>Case outlines</u>. The case outlines shall be as designated in appendix C of MIL-M-38510, and as follows:

K	F-6 (24-lead, .640" x .420" .090"), flat package
L	D-9 (24-lead, 1.280" x .310" x .200"), dual-in-line package
3	C-4 (28-terminal, .460" x .460" x .100"), square chip carrier package

1.3 Absolute maximum ratings.

Outline letter

Supply voltage range	-0.5 V dc to +7.0 V dc -0.5 V dc to $V_{\rm CC}$ + 0.5 V dc -65°C to +150°C 500 mW +300°C
Thermal resistance, junction-to-case (Θ_{JC}) : Cases K, L, and 3 Junction temperature (T_J) DC output voltage range	See MIL-M-38510, appendix C 150°C -0.5 V dc to V_{CC} +0.5 V dc
DC output diode current: Into output	+50 mA -50 mA +20 mA -20 mA
DC output current per pin: Isink:	
(Devices 01 and 02)	+48 mA (2 x I_{OL}) +100 mA (2 x I_{OL})
(Devices 01 and 02)	-30 mA $(2 \times I_{OH})$ -100 mA $(2 \times I_{OH})$ $(n \times I_{OL} + m \times I_{CCT})$ mA $(n \times I_{OH} + m \times I_{CCT})$ mA

^{1/} Not available from an approved source of supply.

STANDARDIZED MILITARY DRAWING	SIZE A		5962-88573
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		REVISION LEVEL C	SHEET 2

 $[\]frac{2}{2}$ / Must withstand the added P_D due to short circuit test (e.g., I_{OS}). $\frac{3}{2}$ / n = number of outputs, m = number of inputs

1.4	Recommended	operating	conditions.
-----	-------------	-----------	-------------

2. APPLICABLE DOCUMENTS

2.1 Government specification, standard, and bulletin. Unless otherwise specified, the following specification, standard, and bulletin of the issue listed in that issue of the Department of Defense Index of Specifications and Standards specified in the solicitation, form a part of this drawing to the extent specified herein.

SPECIFICATION

MILITARY

MIL-M-38510 - Microcircuits, General Specification for.

STANDARD

MILITARY

MIL-STD-883 - Test Methods and Procedures for Microelectronics.

BULLETIN

MILITARY

MIL-BUL-103 - List of Standardized Military Drawings (SMD's).

(Copies of the specification, standard, and bulletin required by manufacturers in connection with specific acquisition functions should be obtained from the contracting activity or as directed by the contracting activity.)

2.2 Order of precedence. In the event of a conflict between the text of this drawing and the references cited herein, the text of this drawing shall take precedence.

3. REQUIREMENTS

- 3.1 <u>Item requirements</u>. The individual item requirements shall be in accordance with 1.2.1 of MIL-STD-883, "Provisions for the use of MIL-STD-883 in conjunction with compliant non-JAN devices" and as specified herein.
- 3.2 <u>Design, construction, and physical dimensions</u>. The design, construction, and physical dimensions shall be as specified in MIL-M-38510 and herein.
- 3.2.1 Case outline(s). The case outline(s) shall be in accordance with 1.2.2 herein.
- 3.2.2 <u>Terminal connections</u>. The terminal connections shall be as specified on figure 1.
- 3.2.3 Truth tables. The truth tables shall be as specified on figure 2.
- 3.2.4 Logic diagrams. The logic diagrams shall be as specified on figure 3.
- 3.3 <u>Electrical performance characteristics</u>. Unless otherwise specified herein, the electrical performance characteristics are as specified in table I and shall apply over the full case operating temperature range.
- 3.4 <u>Electrical test requirements</u>. The electrical test requirements shall be the subgroups specified in table II. The electrical tests for each subgroup are described in table I.
- 3.5 <u>Marking</u>. Marking shall be in accordance with MIL-STD-883 (see 3.1 herein). The part shall be marked with the PIN listed in 1.2 herein. In addition, the manufacturer's PIN may also be marked as listed in MIL-BUL-103 (see 6.6 herein).

STANDARDIZED MILITARY DRAWING	SIZE A		5962-88573
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		REVISION LEVEL C	SHEET 3

	TA	ABLE I. <u>Electrical</u>	. performance charac	cteristics.				
Test	Symbol	Condit	tions	Group A	Device	Lim	its	Unit
		$-55^{\circ}\text{C} \leq \text{T}_{\text{C}}$ $4.5 \text{ V} \leq \text{V}_{\text{CC}}$ Unless otherw	\leq +125°C $_{\rm C} \leq$ 5.5 V wise specified	subgroups	type	Min	Max	
High level output voltage	v _{OH}	$V_{CC} = 4.5 \text{ V, } I_{OH}$ $V_{IN} = V_{IH} \text{ or } V_{IL}$	= -15.0 mA	1, 2, 3	All	2.4		v
Low level output voltage	v_{ol}	V _{CC} = 4.5 V V _{IN} = V _{IH} or V _{IL}	I _{OL} = 24.0 mA	1, 2, 3	01, 02	 	0.5	v
			I _{OL} = 32 mA		03, 04			
Input clamp voltage	v _{IC}	V _{CC} = 4.5 V, I _{IN}	= -18 mA	1, 2, 3	All		-1.2	v
Input low current	I _{IL1}	V _{CC} = 5.5 V Inputs only	V _{IN} = 0.4 V	1, 2, 3	01, 02		-5.0	μА
	I _{IL2}	<u>1</u> /	V _{IN} = 0 V		01, 02		-10.0	μA
					03, 04		-5.0	
Input high current	I _{IH1}	V _{CC} = 5.5 V Inputs only	V _{IN} = 2.7 V	1, 2, 3	01, 02		5.0	μА
	I _{IH2}	<u>1</u> /	V _{IN} = 5.5 V		01, 02		10.0	μA
					03, 04		5.0	
Off-state current	I _{OZH1}	V _{CC} = 5.5 V I/O port <u>2</u> /	V _{OUT} = 5.5 V	1, 2, 3	01, 02		20.0	μА
	I _{OZH2}	<u>4</u> /	V _{OUT} = 2.7 V		01, 02		15.0	μА
Off-state current	I _{OZL1}	V _{CC} = 5.5 V I/O port	V _{OUT} = 0.4 V	1, 2, 3	01, 02		-15	μА
	I _{OZL2}	<u>2</u> /	V _{OUT} = 0 V		01, 02		-20	μA
					03, 04		-10	
Output short circuit current	I _{OS}	V _{CC} = 5.5 V, V _{OUT}	= 0 V <u>3</u> /	1, 2, 3	A11	-60		mA
Static supply current	I _{CCQ}	V _{CC} = 5.5 V	V _{IN} = 5.5 or 0 V	1, 2, 3	01, 02		160	μА
					03, 04		1.5	mA
	I _{CCT}		V _{IN} = 3.4 V <u>1</u> /		All		3.0	mA/bit
			$V_{IN} = 3.4 \text{ V } \underline{2}/$				1.5	mA/bit

See footnotes at end of table.

STANDARDIZED MILITARY DRAWING	SIZE A		5962-88573
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		REVISION LEVEL C	SHEET 4

	TABLE I.	Electrical performance characteri	istics - Cont	inued.	T		
Test	Symbol	Conditions	Group A	Device	Lj	imits	Unit
		$-55^{\circ}\text{C} \leq \text{T}_{\text{C}} \leq +125^{\circ}\text{C}$ $4.5 \text{ V} \leq \text{V}_{\text{CC}} \leq 5.5 \text{ V}$ Unless otherwise specified	subgroups	type	Min	Max	
Functional testing		See 4.3.1c	7, 8	All			
Input capacitance	C _{IN}	See 4.3.1.d	4	All	 	16	pF
Output capacitance	C _{OUT}		4	Ţ '		20	pF
I/O capacitance	C _{I/O}		4	T		20	рF
Propagation delay Ri to Ti,	t _{PLH}	See figure 4 $R_1 = 500\Omega$ $C_L = 50 pF$ $R_2 = 500\Omega$	9,10,11	01, 02		18	ns
Ti to Ri		+		03, 04		12	
Propagation delay Ri to Ti,	$t_{\mathtt{PHL}}$		9,10,11	01, 02		18	ns
Ti to Ri		+		03, 04		12	+
Propagation delay Ri to parity	$t_{\mathtt{PLH}}$		9,10,11	01, 02		23 14.5	ns
Propagation delay	t _{PHL}	†	9,10,11	03, 04		23	ns
Ri to parity				03, 04		14.5	
Pr <u>op</u> agat <u>ion</u> delay EN to ERR 4/	t _{PHL}		9,10,11	01, 02		18	ns
<u></u>		1		03, 04		14	
Propagation delay CLR to ERR	t _{PLH}		9,10,11	01, 02		23	ns
		+		03, 04		21	+
Propagation dela <u>y</u> Ti, parity to ERR	t_{PLH}		9,10,11	01, 02		33	ns
(pass mode only)		+		03		21	+
Propagation delay Ti, parity to ERR (pass mode only)	$t_{\mathtt{PHL}}$		9,10,11	01, 02		28	ns
		†					+
Pr <u>opa</u> gation delay OER to parity	$t_{ m PLH}$		9,10,11	01, 02		25	ns
		<u> </u>		03, 04	<u></u>	15	
Propagation delay	t _{PHL}		9,10,11	01, 02	<u></u>	25	ns
OER to parity				03, 04	Ì	15	

See footnotes at end of table.

STANDARDIZED MILITARY DRAWING	SIZE A		5962-88573
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		REVISION LEVEL C	SHEET 5

	TABLE I.	Electrical perfo	rmance characteri	stics - Cont	inued.			
Test	Condit	Group A	Device	Limits		Unit		
		$-55^{\circ}\text{C} \leq \text{T}_{\text{C}}$ $4.5 \text{ V} \leq \text{V}_{\text{C}}$ Unless otherw		subgroups	type	Min	Max	
Ou <u>tpu</u> t <u>ena</u> ble time OER, OET to	$t_{ m PZH}$	See figure 4 C _L = 50 pF	$R_1 = 500\Omega$ $R_2 = 500\Omega$	9,10,11	01, 02		18	ns
Ri, Ti, and parity Output enable time	t _{PZL}	<u> </u>		9,10,11	03, 04		12	ns
OER, OET to Ri, Ti, and parity		<u> </u>			03, 04	<u> </u>	12	
Ou <u>tpu</u> t <u>dis</u> able time OER, OET to	$t_{ m PHZ}$			9,10,11	01, 02	<u> </u>	18	ns
Ri, Ti, and parity	-	+			03, 04		12	
Ou <u>tpu</u> t <u>dis</u> able time OER, OET to	$t_{ m PLZ}$			9,10,11	01, 02		18	ns
Ri, Ti, and parity	+ +	-			03, 04		12	+
Set-up time $\underline{\mathrm{Ti}}$, parity to $\underline{\mathrm{EN}}$ $\underline{4}/$	t _s			9,10,11	01, 02	10		ns
Hold time Ti	t _H	Ī		9,10,11	01,02,04	2		ns
parity to EN $\frac{4}{2}$		<u> </u>			03	3		
$\overline{\text{EN}}$ pulse width (high) $\underline{4}$ /	t _{PWH}			9,10,11	All	9		ns
EN pulse width (low) 4/	t _{PWL}	-		9,10,11	All	9		ns
Clear pulse width (low)	t _{PWL}	-		9,10,11	All	9		ns
CLR (CLR -) to CLK setup	t _{REC}	-		9,10,11	04	4		ns


STANDARDIZED MILITARY DRAWING	SIZE A		5962-88573
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		REVISION LEVEL C	SHEET 6


^{1/} Applies to OER, OET, EN, CLR.
2/ Applies to Ri, Ti, parity.
3/ Not more than one output shorted at a time. Duration should not exceed 100 milliseconds.
4/ For device type 04, replace EN with CLK.

Device types 01, 02, 03, and 04

Case outlines K and L

Case outline 3





NOTE: For -04, replace \overline{EN} with CLK.

FIGURE 1. Terminal connections.

STANDARDIZED MILITARY DRAWING	SIZE A		5962-88573
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		REVISION LEVEL C	SHEET 7

Device types 01 and 03 Outputs Inputs Sum of H's Sum of H's OET OER CLR EN R_i ERR of R_i Ti $(T_i + Parity)$ $\mathtt{T_{i}}$ Parity Function ${\tt R_i}$ ODD NA NA N/A н NA Transmit mode: Transmits data L н н L from R port to T port, EVEN L х х н NA NA N/A н NA н н x x generating parity. Receive х ODD NA NA N/A NA L н L L L EVEN path is disabled. L х L NA NA N/A н NA н L н NA NA н ODD н NA NA н Receive mode: Transmits L EVEN н L L NA NA н н NA NA data from T port to R port L NA with parity test resulting in error flag. Transmit path is н L L NA ODD NA NA н L L L L EVEN NA L L NA NA н L L NA L disabled. NA NA ODD н NA NA Receive mode: Transmits н н н н EVEN data from T port to R port н н NA NA н н NA NA L L passes parity test resulting н L L NA NA ODD NA NA Н L н L L н NA NA EVEN NA NA in error flag. Transmit path н L L L is disabled. н NA Store the state of error flag н NA NA х х NA н latch. Х х L н х х х х х NA NA н Clear error flag latch. Both transmitting and х х z н н receiving paths are disabled. н н Н L н Х Х Х Х \mathbf{z} Z \mathbf{z} ODD Parity logic defaults to х х z z L L х z н н н L х н EVEN z z to transmit mode. н н х х z L L L ODD NA NA NA н н NA Forced-error checking. х EVEN NA NA н NA NA L н x L L х L ODD NA NA NA Н NA L х L EVEN NA NA L NA NA L

FIGURE 2. Truth tables.

STANDARDIZED MILITARY DRAWING	SIZE A		5962-88573
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		REVISION LEVEL C	SHEET 8

Error flag output

Device types 01, 02, and 03

Inp	uts	Internal to device	Outputs pre-state	Output	Function
EN	CLR	Point "P"	ERR _{n-1}	ERR	
L L	L L	L H	x x	L H	Pass
L L	H H H	L X H	X L H	L L H	Sample (1's capture)
н	L	х	х	н	Clear
н	H H	x x	L H	L H	Store

Device type 04

Inp	uts	Internal to device	Outputs pre-state	Output	Function
CLR	CLK	Point "P"	ERR _{n-1}	ERR	
Н	t	Н	Н	н	
н	t	х	L	L	Sample (1's capture)
н	t	L	х	L	
L	х	х	х	Н	Clear

NOTE: OET is HIGH and OER is LOW.

FIGURE 2. Truth tables - Continued.

STANDARDIZED MILITARY DRAWING	SIZE A		5962-88573
DEFENSE ELECTRONICS SUPPLY CENTER		REVISION LEVEL	SHEET
DAYTON, OHIO 45444		C	9

Device type 02 Inputs Outputs Sum of H's Sum of H's OET OER CLR EN R_{i} ERR of R_i Ti $(T_i + Parity)$ $\mathtt{T_{i}}$ Parity Function ${\tt R_i}$ ODD NA NA NA н Transmit mode: Transmits data L н н L from R port to T port, EVEN L х х NA NA NA н н н н generating parity. Receive х х ODD NA NA NA L н L L L х EVEN path is disabled. L х L NA NA н NA L Н н NA NA н ODD н NA NA н Receive mode: Transmits EVEN н L L L NA NA н н NA NA data from T port to R port L with parity test resulting in error flag. Transmit path is н L NA NA ODD NA NA н L L L L L EVEN NA L L NA н L L NA NA L disabled. NA NA ODD н NA NA Receive mode: Transmits н н н EVEN data from T port to R port н н NA NA н н NA NA L L L passes parity test resulting н L NA NA ODD NA NA L н L L н L NA EVEN NA NA L in error flag. Transmit path L н NA L L is disabled. Store the state of error flag н NA NA х х NA NA н н latch. х х L н х х х х х NA NA н Clear error flag latch. х х z Both transmitting and н н н х z receiving paths are disabled. н z н Н L н Х Х Х Х \mathbf{z} \mathbf{z} ODD NA Forced-error checking. L NA NA н н

H = High

L

L

L

L

L

L = Low

X = Don't care or irrelevant

х

х

н

L

х

х

х

EVEN

EVEN

ODD

NA

NA

NA

Z = High impedance
NA = Not applicable

NA

NA

NA

* = Store the state of the last receive cycle

NA

NA

NA

н

L

L

н

ODD = Odd number EVEN = Even number

i = 0, 1, 2, 3, 4, 5, 6, 7

FIGURE 2. Truth tables - Continued.

STANDARDIZED MILITARY DRAWING	SIZE A		5962-88573
DEFENSE ELECTRONICS SUPPLY CENTER		REVISION LEVEL	SHEET
DAYTON, OHIO 45444		C	10

Device type 04

	Inputs						Outputs					
OET	OER	CLR	CLK	Ri	Sum of H's of R _i	Ti	Sum of H's (T _i + Parity)	Ri	T _i	Parity	ERR	Function
L L L	H H H	x x x	x x x	H H L	ODD EVEN ODD EVEN	NA NA NA NA	NA NA NA NA	NA NA NA NA	H H L L	L H L H	NA NA NA NA	Transmit mode: Transmits data from R port to T port, generating parity. Receive path is disabled.
н н н	L L L	н н н	† † † †	NA NA NA NA	NA NA NA	H H L L	ODD EVEN ODD EVEN	H H L	NA NA NA NA	NA NA NA	H L H L	Receive mode: Transmits data from T port to R port with parity test resulting in error flag. Transmit path is disabled.
x	х	L	х	х	х	х	х	х	x	х	н	Clear error flag register.
н н н	H H H	H L H	x x †	X X L	X X ODD EVEN	x x x	x x x x	Z Z Z Z	Z Z Z Z	Z Z Z Z	* H H L	Both transmitting and receiving paths are disabled. Parity logic defaults to transmit mode.
L L L	L L L	X X X	X X X	H H L	ODD EVEN ODD EVEN	NA NA NA NA	NA NA NA	NA NA NA	H H L	H L H L	NA NA NA	Forced-error checking.

H = High

L = Low
| = Low-to-high transition

X = Don't care or irrelevant


Z = High impedance
NA = Not applicable
* = Store the state of the
last receive cycle


ODD = Odd number EVEN = Even number i = 0, 1, 2, 3, 4, 5, 6, 7

FIGURE 2. Truth tables - Continued.


STANDARDIZED MILITARY DRAWING	SIZE A		5962-88573
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		REVISION LEVEL C	SHEET 11


Device types 01 and 03 PARITY OET [OER [**∤**8 MUX 19 9-BIT PARITY TREE ERR OPEN DRAIN EN [CLR FIGURE 3. Logic diagram. SIZE **STANDARDIZED** 5962-88573 Α **MILITARY DRAWING DEFENSE ELECTRONICS SUPPLY CENTER** REVISION LEVEL SHEET **DAYTON, OHIO 45444** 12





Load circuit for three-state outputs





Parameter	S position
t _{PLH}	Open
t _{PHL}	Open
t _{PLH} (Open drain output)	Closed
t _{PHL} (Open drain output)	Closed
$t_{ m PHZ}$	Open
t _{PZH}	Open
t _{PLZ}	Closed
t _{PZL}	Closed


NOTE: Switch is closed for tests on open drain outputs.

Switch positions for parameter testing

FIGURE 4. Switching circuits and waveforms.

STANDARDIZED MILITARY DRAWING	SIZE A		5962-88573
DEFENSE ELECTRONICS SUPPLY CENTER		REVISION LEVEL	SHEET
DAYTON, OHIO 45444		C	15

Devices 01, 02, and 03 3.0 V 1.5 V INPUT 0.0 V 3.0 V 1.5 V CLR 0.0 V TRANSPARENT 3.0 V ΕN 1.5 V LATCHED t_{PLH} 0.0 V t_{PLH} ${\rm t}_{\rm PHL}$ V_{0H} 1.5 V OUTPUT v_{OL} Device 04






FIGURE 4. Switching circuits and waveforms - Continued.

STANDARDIZED MILITARY DRAWING	SIZE A		5962-88573
DEFENSE ELECTRONICS SUPPLY CENTER		REVISION LEVEL	SHEET
DAYTON, OHIO 45444		C	16

- 3.6 <u>Certificate of compliance</u>. A certificate of compliance shall be required from a manufacturer in order to be listed as an approved source of supply in MIL-BUL-103 (see 6.6 herein). The certificate of compliance submitted to DESC-ECC prior to listing as an approved source of supply shall affirm that the manufacturer's product meets the requirements of MIL-STD-883 (see 3.1 herein) and the requirements herein.
- 3.7 <u>Certificate of conformance</u>. A certificate of conformance as required in MIL-STD-883 (see 3.1 herein) shall be provided with each lot of microcircuits delivered to this drawing.
- 3.8 <u>Notification of change</u>. Notification of change to DESC-ECC shall be required in accordance with MIL-STD-883 (see 3.1 herein).
- 3.9 <u>Verification and review</u>. DESC, DESC's agent, and the acquiring activity retain the option to review the manufacturer's facility and applicable required documentation. Offshore documentation shall be made available onshore at the option of the reviewer.
 - 4. QUALITY ASSURANCE PROVISIONS
- 4.1 <u>Sampling and inspection</u>. Sampling and inspection procedures shall be in accordance with section 4 of MIL-M-38510 to the extent specified in MIL-STD-883 (see 3.1 herein).
- 4.2 <u>Screening</u>. Screening shall be in accordance with method 5004 of MIL-STD-883, and shall be conducted on all devices prior to quality conformance inspection. The following additional criteria shall apply:
 - a. Burn-in test, method 1015 of MIL-STD-883.
 - (1) Test condition A, C or D using the circuit submitted with the certificate of compliance (see 3.6 herein).
 - (2) $T_A = +125^{\circ}C$, minimum.
 - b. Interim and final electrical test parameters shall be as specified in table II herein, except interim electrical parameter tests prior to burn-in are optional at the discretion of the manufacturer.
- 4.3 <u>Quality conformance inspection</u>. Quality conformance inspection shall be in accordance with method 5005 of MIL-STD-883 including groups A, B, C, and D inspections. The following additional criteria shall apply.
 - 4.3.1 Group A inspection.
 - a. Tests shall be as specified in table II herein.
 - b. Subgroups 5 and 6 in table I, method 5005 of MIL-STD-883 shall be omitted.
 - c. Subgroups 7 and 8 shall consist of verification of the truth table.
 - d. Subgroup 4 ($C_{\rm IN}$, $C_{\rm OUT}$, and $C_{\rm I/O}$ measurements) shall be measured only for initial characterization and after any process or design changes which may affect capacitance. A minimum sample size of 5 devices with zero rejects shall be required.
 - 4.3.2 Groups C and D inspections.
 - a. End-point electrical parameters shall be as specified in table II herein.
 - b. Steady-state life test conditions, method 1005 of MIL-STD-883.
 - (1) Test condition A, C or D using the circuit submitted with the certificate of compliance (see 3.6 herein).
 - (2) $T_A = +125^{\circ}C$, minimum.
 - (3) Test duration: 1,000 hours, except as permitted by method 1005 of MIL-STD-883.

STANDARDIZED MILITARY DRAWING DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444	SIZE A		5962-88573
		REVISION LEVEL C	SHEET 17

TABLE II. <u>Electrical test requirements</u>.

MIL-STD-883 test requirements	Subgroups (per method 5005, table I)
Interim electrical parameters (method 5004)	
Final electrical test parameters (method 5004)	1*, 2, 3, 7*, 8, 9, 10, 11
Group A test requirements (method 5005)	1, 2, 3, 4, 7, 8, 9, 10, 11
Groups C and D end-point electrical parameters (method 5005)	1, 2, 3

^{*} PDA applies to subgroups 1 and 7.

- 5. PACKAGING
- 5.1 Packaging requirements. The requirements for packaging shall be in accordance with MIL-M-38510.
- 6. NOTES
- 6.1 <u>Intended use</u>. Microcircuits conforming to this drawing are intended for use when military specifications do not exist and qualified military devices that will perform the required function are not available for OEM application. When a military specification exists and the product covered by this drawing has been qualified for listing on QPL-38510, the device specified herein will be inactivated and will not be used for new design. The QPL-38510 product shall be the preferred item for all applications.
- 6.2 <u>Replaceability</u>. Microcircuits covered by this drawing will replace the same generic device covered by a contractor-prepared specification or drawing.
- 6.3 <u>Configuration control of SMD's</u>. All proposed changes to existing SMD's will be coordinated with the users of record for the individual documents. This coordination will be accomplished in accordance with MIL-STD-481 using DD Form 1693, Engineering Change Proposal (Short Form).
- 6.4 <u>Record of users</u>. Military and industrial users shall inform Defense Electronics Supply Center when a system application requires configuration control and the applicable SMD. DESC will maintain a record of users and this list will be used for coordination and distribution of changes to the drawings. Users of drawings covering microelectronics devices (FSC 5962) should contact DESC-ECC, telephone (513) 296-6022.
- 6.5 <u>Comments</u>. Comments on this drawing should be directed to DESC-ECC, Dayton, Ohio 45444, or telephone (513) 296-8525.
- 6.6 Approved sources of supply. Approved sources of supply are listed in MIL-BUL-103. The vendors listed in MIL-BUL-103 have agreed to this drawing and a certificate of compliance (see 3.6 herein) has been submitted to and accepted by DESC-ECC.

STANDARDIZED		
MILITARY DRAWING		
DEFENSE ELECTRONICS SUPPLY CENTER		
DAYTON, OHIO 45444		

SIZE A		5962-88573
	REVISION LEVEL C	SHEET 18

STANDARDIZED MILITARY DRAWING SOURCE APPROVAL BULLETIN

DATE:

Approved sources of supply for SMD 5962-88573 are listed below for immediate acquisition only and shall be added to MIL-BUL-103 during the next revision. MIL-BUL-103 will be revised to include the addition or deletion of sources. The vendors listed below have agreed to this drawing and a certificate of compliance has been submitted to and accepted by DESC-ECS. This bulletin is superseded by the next dated revision of MIL-BUL-103.

Standardized	Vendor	Vendor
military drawing	CAGE	similar
PIN	number	PIN <u>1</u> /
5962-8857301LX	34335	AM29C853/BLA
5962-8857301KX	34335	AM29C853/BKA
5962-88573013X	34335	AM29C853/B3A
5962-8857302LX <u>2</u> /	34335	AM29C855/BLA
5962-8857302KX <u>2</u> /	34335	AM29C855/BKA
5962-88573023X <u>2</u> /	34335	AM29C855/B3A
5962-8857303LX	34335	AM29C853A/BLA
5962-8857303KX	34335	AM29C853A/BKA
5962-88573033X	34335	AM29C853A/B3A
5962-8857304LX	34335	AM29C833A/BLA
5962-8857304KX	34335	AM29C833A/BKA
5962-88573043X	34335	AM29C833A/B3A
	+	

- <u>1</u>/ <u>Caution</u>. Do not use this number for item acquisition. Items acquired to this number may not satisfy the performance requirements of this drawing.
- 2/ Not available from an approved source of supply.

Vendor CAGE	Vendor name
number	and address

34335

Advanced Micro Devices, Incorporated 901 Thompson Place P.O. Box 3453 Sunnyvale, CA 94088

The information contained herein is disseminated for convenience only and the Government assumes no liability whatsoever for any inaccuracies in this information bulletin.